Part Number Hot Search : 
WHE1K0FE SP385ECA IRF840B TDF20M SP207HEA IDT6168 T301009 SOT363
Product Description
Full Text Search
 

To Download NJW1320 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 NJW1320
WIDE BAND VIDEO SWITCH WITH I2C BUS
s GENERAL DESCRIPTION 2 The NJW1320 is a Wide Band Video Switch with I C BUS.The NJW1320 includes switch of 4-input 3-output and 6dB amplifier. It is suitable for Y, Pb, and Pr signal because frequency range is 50MHz.The NJW1320 includes external logic control terminals and external logic discernment terminals. The NJW1320 is suitable for PTV, DTV, PDP and other high quality AV systems. s FEATURES q Operating Voltage 9.0V q 4-input 3-output 3-Circuits (Y, Pb, and Pr signal) q Wide frequency range 0dB at 50MHz typ. q Internal 6dB amplifier (Selectable Bypass or 6dB) q External logic discernment terminal q External logic control terminal q Selectable slave address q Power Save Circuit 2 q I C BUS control q Bi-CMOS Technology q Package Outline QFP48 s BLOCK DIAGRAM
NJW1320FP1
Y IN1 Y IN2 Y IN3 Y IN4 6dB Y OUT2 6dB Y OUT1
6dB
Y OUT3
Pb IN1 Pb IN2 Pb IN3 Pb IN4 6dB Pb OUT2 6dB Pb OUT1
6dB
Pb OUT3
Pr IN1 Pr IN2 Pr IN3 Pr IN4 6dB Pr OUT2 6dB Pr OUT1
6dB
Pr OUT3
PORT 0 PORT 1 PORT 2 PORT 3 VCC GND VREF BIAS I2C BUS
ADDRESS SDA SCL AUX 0 AUX 1 AUX 2 AUX 3 DGND
Ver.4 -1-
NJW1320
sPIN CONFIGURATION
Y IN4 GND Pb IN4 GND Pr IN4 V+ Y IN3 GND Pb IN3 GND
39
GND Y OUT1 Pb OUT1 Pr OUT1 AUX3 Y OUT2 Pb OUT2 Pr OUT2 AUX2 Y OUT3 Pb OUT3 Pr OUT3 AUX1 AUX0 38 25 24 ADR SDA SCL DGND GND VREF PORT0 PORT1 PORT2 PORT3 48 1 14 15
1. Pr IN3 2. GND 3. Y IN2 4. GND 5. Pb IN2 6. GND 7. Pr IN2 8. GND 9. Y IN1 10. GND 11. Pb IN1 12. GND 13. Pr IN1 14. GND
Pr IN3 GND Y IN2 GND Pb IN2 GND Pr IN2 GND Y IN1 GND Pb IN1 GND Pr IN1 GND
15. PORT3 16. PORT2 17. PORT1 18. PORT0 19. VREF 20. GND 21. DGND 22. SCL 23. SDA 24. ADR 25. AUX0 26. AUX1 27. Pr OUT3 28. Pb OUT3 29. Y OUT3 30. AUX2 31. Pr OUT2 32. Pb OUT2 33. Y OUT2 34. AUX3 35. Pr OUT1 36. Pb OUT1 37. Y OUT1 38. GND 39. Y IN4 40. GND 41. Pb IN4 42. GND 43. Pr IN4 44. V+ 45. Y IN3 46. GND 47. Pb IN3 48. GND -2-
NJW1320
s ABSOLUTE MAXIMUM RATINGS (Ta=25C) PARAMETER SYMBOL RATINGS UNIT + Supply Voltage V 12.0 V Power Dissipation PD 1875(note) mW Topr -25 to +75 Operating Temperature Range C Tstg -40 to +150 Storage Temperature Range C (Note) At on a board of EIA/JEDEC specification. (76.2 x 114.3 x 1.6mm Two layers, FR-4) s ELECTRICAL CHARACTERISTICS (V =9.0V, RL=10K, Ta=25C) qVIDEO PARAMETER Operating Voltage Operating Current Maximum Output Voltage Voltage Gain 1 Voltage Gain 2 Frequency Characteristic 1 Frequency Characteristic 2 Cross talk 1 Cross talk 2 Differential Gain Differential Phase S/N qPORT, AUX PARAMETER PORT Input Voltage H PORT Input Voltage M PORY Input Voltage L AUX Output Voltage H AUX Output Voltage M AUX Output Voltage L A D R I n p u t Vo l t a g e H A D R I n p u t Vo l t a g e L SYMBOL VPTH VPTM VPTL VAUXH VAUXM VAUXL VADRH VADRL TEST CONDITION MIN. 3.5 1.4 0 3.5 1.4 0 3.5 0 TYP. MAX. 5.5 2.4 0.8 5.5 2.4 0.8 5.0 1.0 UNIT V V V V V V V V SYMBOL V
+ +
TEST CONDITION No signal
MIN. 8.0 -
TYP. 9.0 70 2.5 6.4 0.0 0 0 -60 -40 0.3 0.3 65
MAX. 10.0 100 6.8 0.5 -50 -
UNIT V mA Vp-p dB dB dB dB dB dB % deg dB
Icc Vom Gv1 Gv2 Gf1 Gf2 CTB1 CTB2 DG DP SNv
f=100kHz, THD=1% 2.0 Vin=100kHz, 1.0Vp-p Sin signal 6.0 6dB Mode Vin=100kHz, 1.0Vp-p Sin signal -0.5 Bypass Mode Vin=50MHz / 100kHz, 1.0Vp-p Sin signal 6dB Mode Vin=50MHz / 100kHz, 1.0Vp-p Sin signal Bypass Mode Vin=4.43MHz,1.0Vp-p Sin signal Vin=30MHz,1.0Vp-p Sin signal Vin=1.0Vp-p 10step Video signal Vin=1.0Vp-p 10step Video signal Vin=1.0Vp-p,100% White Video Signal -
-3-
NJW1320
s I C BUS BLOCK CHARACTERISTICS (SDA,SCL) PARAMETER High Level Input Voltage Low Level Input Voltage High Level Input Current Low Level Input Current Low Level Output Voltage (3mA at SDA pin) Maximum Output Current Maximum Clock Frequency Data Change Minimum Waiting Time Data Transfer Start Minimum Waiting Time Low Level Clock Pulse Width High Level Clock Pulse Width Minimum Start Preparation Waiting Time Minimum Data Hold Time Minimum Data Preparation Time Rise Time Fall Time Minimum Stop Preparation Waiting Time I C BUS Load Condition:
2 2
SYMBOL VIH VIL IIH IIL VOL IOL fSCL tBUF tHD:STA tLOW tHIGH tSU:STA tHD:DAT tSU:DAT tR tF tSU:STO
MIN. 3.0 0 0 -3.0 4.7 4.0 4.7 4.0 4.7 5.0 250 4.7
TYP. -
MAX. 5.0 1.5 10 10 0.4 100 1.0 300 -
UNIT V V A A V mA kHz s s s s s s ns s ns s
Pull up resistance 4k (Connected to +5V) Load capacitance 200pF (Connected to GND)
SDA
tBUF
tR
tF
tHD:STA
SCL
tHD:STA tLOW P S
tHD:DAT
tHIGH
tSU:DAT Sr
tSU:STA
tSU:STO P
-4-
NJW1320
s TERMINAL DESCRIPTION No. 9 11 13 3 5 7 45 47 1 39 41 43 SYMBOL Y1 IN Pb1 IN Pr1 IN Y2 IN Pb2 IN Pr2 IN Y3 IN Pb3 IN Pr3 IN Y4 IN Pb4 IN Pr4 IN FUNCTION EQUIVALENT CIRCUIT
V+ V+ V+
VOLTAGE
Component signal input terminal
Y1 IN Y2 IN Y3 IN Y4 IN Pb1 IN Pb2 IN Pb3 IN Pb4 IN Pr1 IN Pr2 IN Pr3 IN
150k
100
4.4V
V+
V+
18 17 16 15
PORT0 PORT1 PORT2 PORT3
Logic input terminal
PORT0 PORT1 PORT2 PORT3
66 100k
-
V+
V+
V+
19
VREF
Reference voltage terminal
66 VREF 48k
5.0V
2 4 6 8 10 12 14 20 38 40 42 46 48
GND
Ground terminal
-
21
DGND
Ground terminal
-
-5-
NJW1320
No. SYMBOL FUNCTION
SCL SDA 80k
EQUIVALENT CIRCUIT
VOLTAGE
22 23
SCL SDA
I C clock terminal 2 I C data terminal
2
-
V+
V+
VREF
24
ADR
Slave address setting terminal
ADR 66
-
V+
V+
V+ 1k
25 26 27 28
AUX0 AUX1 AUX2 AUX3
Auxiliary 3 values voltage output terminal
AUX0 AUX1 AUX2 AUX3
66
0V 1.9V 5.0V
V+
V+
37 34 31 36 33 30 35 32 29
Y1 OUT Y2 OUT Y3 OUT Pb1 OUT Pb2 OUT Pb3 OUT Pr1 OUT Pr2 OUT Pr3 OUT
Component signal output terminal
Y1 OUT Y2 OUT Y3 OUT Pb1 OUT Pb2 OUT Pb3 OUT Pr1 OUT Pr2 OUT Pr3 OUT
3.0V
50
44
V+
Supply voltage terminal
-
-6-
NJW1320
s DEFINITION OF I C REGISTER I C BUS FORMAT
2 2
MSB
LSB
MSB
LSB
MSB
LSB
S
1bit
Slave Address
8bit
A
1bit
Data
8bit
A
1bit
Data
8bit
A
P
1bit 1bit
S: Starting Term A: Acknowledge Bit P: Ending Term
SLAVE ADDRESS
R/W: Set the Write Mode or Read Mode. ADR : Set the Slave Address by "ADR" terminal.
Slave Address MSB 1 0 0 0 0 0 ADR x R/W = 0 : Write Mode, ADR = 0/1 1 1 0 0 0 0 1 1 0 0 1 1 0 1 0 0 LSB R/W Hex 94(h) 96(h) 0 0 1 1 0 1 1 1 95(h) 97(h)
x R/W = 1 : Read Mode, ADR = 0/1 1 1 0 0 0 0 1 1
CONTROL REGISTER TABLE < Write Mode >
No. Data1 Data2 Data3 BIT D7 PS2 AUX0 D6 PS3 OUT3 AUX1 D5 D4 OUT1 AUX2 AUX3 : Don't Care D3 D2 D1 OUT2 D0
< Read Mode >
No. Data BIT D7 D6 D5 D4 D3 D2 D1 D0
PORT0
PORT1
PORT2
PORT3
CONTROL REGISTER DEFAULT VALUE Control register default value is all "0".
No. Data1 Data2 Data3 BIT D7 0 0 0 D6 0 0 0 D5 0 0 0 D4 0 0 0 D3 0 0 0 D2 0 0 0 D1 0 0 0 D0 0 0 0
-7-
NJW1320
INSTRUCTION CODE POWER SAVE, OUTPUT SETTING
No. Data1 Data2 : Don't Care BIT D7 PS2 D6 PS3 OUT3 D5 D4 OUT1 D3 D2 D1 OUT2 D0
*PS2, PS3: Power Save Setting
OUT1 ON OUT1 ON OUT1 ON OUT1 ON Power Save OUT2 ON OUT2 ON OUT2 OFF OUT2 OFF OUT3 ON OUT3 OFF OUT3 ON OUT3 OFF D7 0 0 1 1 D6 0 1 0 1
ON: Power Save OFF, OFF: Power Save ON
*OUT1: Output 1 Setting
YIN1 YIN2 YIN3 YIN4 Output 1 PbIN1 PbIN2 PbIN3 PbIN4 PrIN1 PrIN2 PrIN3 PrIN4 D5 0 0 1 1 D4 0 1 0 1 Gain 6dB 0dB D3 0 1
*OUT2: Output 2 Setting YIN1 YIN2 YIN3 YIN4 Output 2 PbIN1 PbIN2 PbIN3 PbIN4 PrIN1 PrIN2 PrIN3 PrIN4 D2 0 0 1 1 D1 0 1 0 1 Gain 6dB 0dB D0 0 1
*OUT3: Output 3 Setting YIN1 YIN2 YIN3 YIN4 Output 3 PbIN1 PbIN2 PbIN3 PbIN4 PrIN1 PrIN2 PrIN3 PrIN4 D7 0 0 1 1 D6 0 1 0 1 Gain 6dB 0dB D5 0 1
-8-
NJW1320
AUX: AUXILIARY SETTING
Select Address Data3 AUX0 L M H AUX1 L M H AUX2 L M H AUX3 L M H BIT D7 AUX0 D7 0 0 1 D5 0 0 1 D3 0 0 1 D1 0 0 1 D6 0 1 1 D4 0 1 1 D2 0 1 1 D0 0 1 1 D6 D5 AUX1 D4 D3 AUX2 D2 D1 AUX3 D0
PORT: PORT SETTING
Select Address Data PORT0 OPEN L M H PORT0 OPEN L M H PORT0 OPEN L M H PORT3 OPEN L M H BIT D7 PORT0 D7 0 0 0 1 D7 0 0 0 1 D7 0 0 0 1 D1 0 0 0 1 D6 0 0 1 1 D6 0 0 1 1 D6 0 0 1 1 D0 0 0 1 1 D6 D5 PORT1 D4 D3 PORT2 D2 D1 PORT3 D0
-9-
NJW1320
s TEST CIRCUIT
V+
Pr1 OUT Y2 OUT Pr2 OUT Y3 OUT Pr3 OUT AUX0 Y1 OUT Pb1 OUT AUX3 Pb2 OUT AUX2 Pb3 OUT AUX1
R13 10k R14 10k R15 10k R47 10k R16 10k R17 10k R18 10k R48 10k R19 10k R20 10k R21 10k R49 10k R50 10k
+ C44 100uF
C45 0.1uF C25
C26 C27
C28 C29
C30
C31
C32 C33
C34 C35
C36
C37
C38 C39
C40 C41
C42
+ 0.1uF + 0.1uF + 0.1uF 10uF 10uF 10uF
+ 0.1uF + 0.1uF + 0.1uF 10uF 10uF 10uF
+ 0.1uF + 0.1uF + 0.1uF 10uF 10uF 10uF
Y4 IN
R1 50/75
C1 1uF +
38 39
37
36
35
34
33
32
31
30
29
28
27
26
25 24
ADR
C2 0.1uF
40 Pb4 IN
R2 50/75 C4 0.1uF C3 1uF +
23
SDA
41
22
SCL
42 Pr4 IN
R3 50/75 C6 0.1uF C5 1uF +
21
43
NJW1320
20
C43 + 1uF
44 Y3 IN
R4 50/75 C8 0.1uF C7 1uF +
19
45
18
PORT0
46 Pb3 IN
R5 50/75 C10 0.1uF C9 1uF +
17
PORT1
47
16
PORT2
48 1
+ C11 1uF
2
C12 0.1uF R6 50/75
3
+ C13 1uF
4
C14 0.1uF R7 50/75
5
+ C15 1uF
6
C16 0.1uF R8 50/75
7
+ C17 1uF
8
C18 0.1uF R9 50/75
9
+ C19 1uF
10
C20 0.1uF R10 50/75
11
+ C21 1uF
12
C22 0.1uF R11 50/75
13
+ C23 1uF
15 14
C24 0.1uF R12 50/75
PORT3
Pr3 IN
Y2 IN
Pb2 IN
Pr2 IN
Y1 IN
Pb1 IN
Pr1 IN
- 10 -
NJW1320
sAPPLACATION CIRCUIT
V+
AUX0 Pr1 OUT Y2 OUT Pr2 OUT Y3 OUT Pr3 OUT Y1 OUT Pb1 OUT AUX3 Pb2 OUT AUX2 Pb3 OUT AUX1
R13 10k R14 10k R15 10k R47 10k R16 10k R17 10k R18 10k R48 10k R19 10k R20 10k R21 10k R49 10k R50 10k
+ C44 100uF
C45 0.1uF
C25
C26 C27
C28 C29
C30
C31
C32 C33
C34 C35
C36
C37
C38 C39
C40 C41
C42
+ 0.1uF + 0.1uF + 0.1uF 10uF 10uF 10uF R26 1.5k R27 1.5k R28 1.5k
+ 0.1uF + 0.1uF + 0.1uF 10uF 10uF 10uF R29 1.5k R30 1.5k R31 1.5k
+ 0.1uF + 0.1uF + 0.1uF 10uF 10uF 10uF R32 1.5k R33 1.5k R34 1.5k
Y4 IN
R1 50/75
C1 1uF +
38 39
37
36
35
34
33
32
31
30
29
28
27
26
25 24
ADR
C2 0.1uF
40 Pb4 IN
R2 50/75 C4 0.1uF C3 1uF +
23
SDA
41
22
SCL
42 Pr4 IN
R3 50/75 C6 0.1uF C5 1uF +
21
43
NJW1320
20
C43 + 1uF
44 Y3 IN
R4 50/75 C8 0.1uF C7 1uF +
19
45
18
PORT0
46 Pb3 IN
R5 50/75 C10 0.1uF C9 1uF +
17
PORT1
47
16
PORT2
48 1
+ C11 1uF
2
C12 0.1uF R6 50/75
3
+ C13 1uF
4
C14 0.1uF R7 50/75
5
+ C15 1uF
6
C16 0.1uF R8 50/75
7
+ C17 1uF
8
C18 0.1uF R9 50/75
9
+ C19 1uF
10
C20 0.1uF R10 50/75
11
+ C21 1uF
12
C22 0.1uF R11 50/75
13
+ C23 1uF
15 14
C24 0.1uF R12 50/75
PORT3
Pr3 IN
Y2 IN
Pb2 IN
Pr2 IN
Y1 IN
Pb1 IN
Pr1 IN
Addition of R26-R34 improves the through rate in high frequency. Resistance turns into a reference value.
- 11 -
NJW1320
sNOTE Please ground all of 2, 4, 6, 8, 10, 12, 14, 20, 21, 38, 40, 42, 46, and 48pin. When the power supply voltage is not impressing, please do not impress voltage to the ADL terminal. sNOTE 2 Purchase of I C components of New Japan Radio Co., Ltd or one of its sublicensed Associated Companies 2 2 conveys a license under the Philips I C Patent Rights to use these components in an I C system, provided that 2 the system conforms to the I C Standard Specification as defined by Philips.
[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.
- 12 -


▲Up To Search▲   

 
Price & Availability of NJW1320

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X